

N-Channel Enhancement Mode MOSFET

1. Product Information

1.1 Features

- ☒ Surface-mounted package
- ☒ Advanced trench cell design



1.2 Applications

- ☒ MB and NB
- ☒ Half – bridge Drivers
- ☒ Motor drivers

1.3 Quick reference

- ☒ $BV \geq 16\text{ V}$
- ☒ $P_{tot} \leq 7.8\text{ W}$
- ☒ $I_D \leq 50\text{ A}$
- ☒ $R_{DS(ON)} \leq 3.8\text{ m}\Omega @ V_{GS} = 4.5\text{ V}$
- ☒ $R_{DS(ON)} \leq 5.5\text{ m}\Omega @ V_{GS} = 2.5\text{ V}$

2. Pin Description

Pin	Description	Simplified Outline	Symbol
1,2,3	Source(S1)		
4	Gate(G1)		
5	Gate(G2)		
6,7,8	Source(S2)		

Top View
PDFN3x3-8L(Dual)

2. Limiting Values

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	Drain-Source Voltage	$T_C = 25\text{ }^{\circ}\text{C}$	16	-	V
V_{GS}	Gate-Source Voltage	$T_C = 25\text{ }^{\circ}\text{C}$	-	± 10	V
I_D^*	Drain Current (DC)	$T_C = 25\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	50	A
		$T_C = 100\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	21	A
$I_{DM}^{*,**,***}$	Drain Current (Pulsed)	$T_C = 25\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	92	A
P_{tot}^*	Total Power Dissipation	$T_C = 25\text{ }^{\circ}\text{C}$	-	7.8	W
T_{stg}	Storage Temperature		- 55	150	$^{\circ}\text{C}$
T_J	Junction Temperature		-	150	$^{\circ}\text{C}$
I_S	Diode Forward Current	$T_C = 25\text{ }^{\circ}\text{C}$	-	50	A
$R_{\theta JA}^*$	Thermal Resistance- Junction to Ambient		-	75	$^{\circ}\text{C} / \text{W}$
$R_{\theta JC}^*$	Thermal Resistance- Junction to Case		-	16	

Notes :

- * Surface Mounted on 1 in² pad area, $t \leq 10\text{ sec}$
- ** Pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$
- *** Limited by bonding wire

4. Marking Information

Product Name	Marking
UD3325Q	3325 YWWXXX YWW: Date Code

5. Ordering Code

Product Name	Package	Reel Size	Tape width	Quantity	Note
UD3325Q	DFN3*3			3000	

6. Electrical Characteristics (T_A = 25 °C Unless Otherwise Noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	16	-	-	V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	0.5	-	1.0	V
I _{DSS}	Zero Gate Voltage Source Current	V _{DS} = 10 V, V _{GS} = 0 V	-	-	1	μA
I _{GSS}	Gate Leakage Current	V _{GS} = ± 10 V, V _{DS} = 0 V	-	-	± 10	μA
R _{DS(ON)} ^a	Drain-Source On-State Resistance	V _{GS} = 4.5 V, I _D = 20A	-	3.3	3.8	m Ω
		V _{GS} = 2.5 V, I _D = 10A	-	4.5	5.5	
Diode Characteristics						
V _{SD} ^a	Diode Forward Voltage	I _{SD} = 20 A, V _{GS} = 0 V	-	-	1.2	V
Dynamic Characteristics ^b						
C _{iss}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 6 V Frequency = 1 MHz	-	2468	-	pF
C _{oss}	Output Capacitance		-	580	-	
C _{rss}	Reverse Transfer Capacitance		-	528	-	
t _{d(on)}	Turn-on Delay Time	V _{DS} = 6 V, V _{GEN} = 4.5 V, R _G = 4.5 Ω, R _L = 0.3Ω, I _D = 20 A	-	0.9	-	μS
t _r	Turn-on Rise Time		-	2	-	
t _{d(off)}	Turn-off Delay Time		-	3.3	-	
t _f	Turn-off Fall Time		-	5.7	-	
Gate Charge Characteristics ^b						
Q _g	Total Gate Charge	V _{GS} = 4.5 V, V _{DS} = 6 V, I _{DS} = 20 A	-	40	-	nC
Q _{gs}	Gate-Source Charge		-	4.5	-	
Q _{gd}	Gate-Drain Charge		-	6.9	-	


Notes :

a : Pulse test ; pulse width ≤ 300 μs, duty cycle ≤ 2 %


b : Guaranteed by design, not subject to production testing

7. Typical Characteristics (Cont.)


Power Capability




Current Capability



Safe Operation Area




Transient Thermal Impedance




7. Typical Characteristics (Cont.)


Output Characteristics




On Resistance



Transfer Characteristics




Normalized Threshold Voltage




7. Typical Characteristics (Cont.)


Normalized On Resistance




Diode Forward Current



Capacitance



Gate Charge



8. Package Dimensions

DFN3x3 - 8L Package

