

Dual N-Channel Enhancement Mode MOSFET

1. Product Information

1.1 Features

- ✓ Surface-mounted package
- ✓ ESD:2KV
- ✓ Advanced trench cell design



1.2 Applications

- ✓ Motor application
- ✓ High power inverter system

1.3 Quick reference

- ✓ $BV \geq 20\text{ V}$
- ✓ $P_{tot} \leq 31\text{ W}$
- ✓ $I_D \leq 50\text{ A}$
- ✓ $R_{DS(ON)} \leq 5\text{ m}\Omega @ V_{GS} = 4.5\text{ V}$
- ✓ $R_{DS(ON)} \leq 6\text{ m}\Omega @ V_{GS} = 2.5\text{ V}$

2. Pin Description

Pin	Description	Simplified Outline	Symbol
1,2,3	Source(S1)	 Bottom View DFN3X3-8L	 Bottom (D1/D2)
4	Gate(G1)		
5	Gate(G2)		
6,7,8	Source(S2)		

3. Limiting Values

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	Drain-Source Voltage	$T_C = 25\text{ }^{\circ}\text{C}$	20	-	V
V_{GS}	Gate-Source Voltage	$T_C = 25\text{ }^{\circ}\text{C}$	-	± 12	V
$I_D^{*,***}$	Drain Current	$T_C = 25\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	50	A
		$T_C = 100\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	34	A
$I_{DM}^{*,***}$	Pulsed Drain Current	$T_C = 25\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	68	A
P_{tot}	Total Power Dissipation	$T_C = 25\text{ }^{\circ}\text{C}$	-	31	W
T_{stg}	Storage Temperature		- 55	150	$^{\circ}\text{C}$
T_J	Junction Temperature		- 55	150	$^{\circ}\text{C}$
I_S	Diode Forward Current	$T_C = 25\text{ }^{\circ}\text{C}$	-	34	A
$R_{\theta JC}^*$	Thermal Resistance- Junction to Ambient		-	16	$^{\circ}\text{C} / \text{W}$

Notes :

- * Surface Mounted on 1 in² pad area, $t \leq 10\text{ sec}$
- ** Pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$
- *** limited by bonding wire

4. Marking Information

Product Name	Marking
UD3350Q	3350 YWWXXX YWWXXX: Date Code

5. Ordering Code

Product Name	Package	Reel Size	Tape width	Quantity	Note
UD3350Q	DFN3*3			3000	

6. Electrical Characteristics ($T_A=25\text{ }^{\circ}\text{C}$ Unless Otherwise Noted)





Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _{DS} = 250 μA	20	-	-	V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	0.5	-	1.0	V
I _{DSS}	Drain Leakage Current	V _{DS} = 16V, V _{GS} = 0 V	-	-	1	μA
		T _J = 85 °C	-	-	30	μA
I _{GSS}	Gate Leakage Current	V _{GS} = ±10 V, V _{DS} = 0 V	-	-	± 10	μA
R _{DS(ON)} ^a	On-State Resistance	V _{GS} = 4.5 V, I _{DS} = 20 A	-	4.5	5	m Ω
		V _{GS} = 2.5 V, I _{DS} = 10 A	-	5.3	6	
Diode Characteristics						
V _{SD} ^a	Diode Forward Voltage	I _{SD} = 20 A, V _{GS} = 0V	-	-	1.2	V
Dynamic Characteristics ^b						
C _{iss}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 10 V Frequency = 10KHz	-	2017	-	pF
C _{oss}	Output Capacitance		-	278	-	
C _{rss}	Reverse Transfer Capacitance		-	259	-	
t _{d(on)}	Turn-on Delay Time	V _{DS} = 10 V, V _{GEN} = 10 V, R _G = 4.5 Ω, R _L = 0.5 Ω, I _{DS} = 20 A	-	0.3	-	μS
t _r	Turn-on Rise Time		-	0.75	-	
t _{d(off)}	Turn-off Delay Time		-	6.2	-	
t _f	Turn-off Fall Time		-	3.7	-	
Gate Charge Characteristics ^b						
Q _g	Total Gate Charge	V _{GS} = 4.5 V, V _{DS} = 10 V, I _{DS} = 20 A	-	34.6	-	nC
Q _{gs}	Gate-Source Charge		-	6.4	-	
Q _{gd}	Gate-Drain Charge		-	8.8	-	

Notes :





a : Pulse test ; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$

b : Guaranteed by design, not subject to production testing





7. Typical Characteristics



7. Typical Characteristics (cont.)




7. Typical Characteristics (cont.)



8. Package Dimensions

DFN3x3 - 8L Package



PKG	DFN3*3-8L		
SYMBOL	MIN	TYP	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
c	0.203REF		
D	2.95	3.00	3.07
E	2.95	3.00	3.07
D1	2.25	2.30	2.35
E1	1.40	1.50	1.60
L	0.25	0.35	0.45
e	0.65BSC		