

Dual N-Channel Enhancement Mode MOSFET

1. Product Information

1.1 Features

- ✓ Surface-mounted package
- ✓ ESD 2KV
- ✓ Advanced trench cell design



1.2 Applications

- ✓ Motor application
- ✓ High power inverter system

1.3 Quick reference

- ✓ $BV \geq 20\text{ V}$
- ✓ $P_{tot} \leq 31\text{ W}$
- ✓ $I_D \leq 49\text{ A}$
- ✓ $R_{DS(ON)} \leq 7.0\text{ m}\Omega @ V_{GS} = 4.5\text{ V}$
- ✓ $R_{DS(ON)} \leq 8.0\text{ m}\Omega @ V_{GS} = 3.9\text{ V}$
- ✓ $R_{DS(ON)} \leq 9.5\text{ m}\Omega @ V_{GS} = 2.5\text{ V}$

2. Pin Description

Pin	Description	Simplified Outline	Symbol
1,2,3	Source(S1)	 Bottom View DFN3X3-8L	 Bottom (D1/D2)
4	Gate(G1)		
5	Gate (G2)		
6,7,8	Source (S2)		

3. Limiting Values

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DS}	Drain-Source Voltage	T _C = 25 °C	20	-	V
V _{GS}	Gate-Source Voltage	T _C = 25 °C	-	± 10	V
I _D ^{*,***}	Drain Current	T _C = 25 °C, V _{GS} = 10 V	-	49	A
I _{DM} ^{*,***}	Pulsed Drain Current	T _C = 25 °C, V _{GS} = 10 V	-	99	A
P _{tot}	Total Power Dissipation	T _C = 25 °C	-	31	W
T _{stg}	Storage Temperature		- 55	150	°C
T _J	Junction Temperature		- 55	150	°C
I _S	Diode Forward Current	T _C = 25 °C	-	49	A
R _{θJC} [*]	Thermal Resistance- Junction to Ambient		-	16	°C / W

Notes :

- * Surface Mounted on 1 in² pad area, t ≤ 10 sec
- ** Pulse width ≤ 300 μs, duty cycle ≤ 2 %
- *** limited by bonding wire

4. Marking Information

Product Name	Marking
UD3380Q	3380 YWWXXX YWWXXX: Date Code

5. Ordering Code

Product Name	Package	Reel Size	Tape width	Quantity	Note
UD3380Q	DFN3*3			3000	

Note: UOE defines " Green " as lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900 ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500 ppm by weight; Follow IEC 61249-2-21 and IPC / JEDEC J-STD-020C)

6. Electrical Characteristics ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)





Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _{DS} = 250 μA	20	-	-	V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	0.5	-	1.0	V
I _{DSS}	Drain Leakage Current	V _{DS} = 16V, V _{GS} = 0 V	-	-	1	μA
		T _J = 85 °C	-	-	30	μA
I _{GSS}	Gate Leakage Current	V _{GS} = ±10 V, V _{DS} = 0 V	-	-	± 10	μA
R _{DS(ON)} ^a	On-State Resistance	V _{GS} = 4.5 V, I _{DS} = 10 A	-	6.5	7.0	m Ω
		V _{GS} = 3.9 V, I _{DS} = 8 A	-	7.0	8.0	
		V _{GS} = 2.5 V, I _{DS} = 6 A	-	8.2	9.5	
Diode Characteristics						
V _{SD} ^a	Diode Forward Voltage	I _{SD} = 10 A, V _{GS} = 0V	-	-	1.2	V
Dynamic Characteristics ^b						
C _{iss}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 10 V Frequency = 1MHz	-	1370	-	pF
C _{oss}	Output Capacitance		-	186	-	
C _{rss}	Reverse Transfer Capacitance		-	169	-	
t _{d(on)}	Turn-on Delay Time	V _{DS} = 10 V, V _{GEN} = 4.5 V, R _G = 4.5 Ω, R _L =1 Ω, I _{DS} = 10 A	-	226	-	nS
t _r	Turn-on Rise Time		-	487	-	
t _{d(off)}	Turn-off Delay Time		-	2534	-	
t _f	Turn-off Fall Time		-	5084	-	
Gate Charge Characteristics ^b						
Q _g	Total Gate Charge	V _{GS} = 4.5 V, V _{DS} = 10 V, I _{DS} = 10 A	-	20.6	-	nC
Q _{gs}	Gate-Source Charge		-	2.4	-	
Q _{gd}	Gate-Drain Charge		-	5.2	-	

Notes :





a : Pulse test ; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$

b : Guaranteed by design, not subject to production testing





7. Typical Characteristics



7. Typical Characteristics (cont.)




7. Typical Characteristics (cont.)



8. Package Dimensions

DFN3x3 - 8L Package



PKG	DFN3*3-8L		
SYMBOL	MIN	TYP	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
c	0.203REF		
D	2.95	3.00	3.07
E	2.95	3.00	3.07
D1	2.25	2.30	2.35
E1	1.40	1.50	1.60
L	0.25	0.35	0.45
e	0.65BSC		