

Dual N-Channel Enhancement Mode MOSFET

1. Product Information

1.1 Features

- ☑ Surface-mounted package
- ☑ Advanced trench cell design


1.2 Applications

- ☑ LCD TV appliances
- ☑ LCDM appliances
- ☑ High power inverter system

1.3 Quick reference

- ☑ $BV \geq 20\text{ V}$
- ☑ $P_{tot} \leq 50\text{ W}$
- ☑ $I_D \leq 35\text{ A}$
- ☑ $R_{DS(ON)} \leq 5.5\text{ m}\Omega @ V_{GS} = 4.5\text{ V}$
- ☑ $R_{DS(ON)} \leq 7.8\text{ m}\Omega @ V_{GS} = 2.5\text{ V}$

2. Pin Description

Pin	Description	Simplified Outline	Symbol
 DFN3x3			

3. Limiting Values

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DS}	Drain-Source Voltage	T _C = 25 °C	-	20	V
V _{GS}	Gate-Source Voltage	T _C = 25 °C	-	±10	V
I _D ^{***}	Drain Current (DC)	T _C = 25 °C, V _{GS} = 10 V	-	35	A
		T _C = 100 °C, V _{GS} = 10 V	-	12	A
I _{DM} ^{*,***}	Drain Current (Pulsed)	T _C = 25 °C, V _{GS} = 10 V	-	35	A
P _{tot}	Drain power dissipation	T _C = 25 °C	-	50	W
T _{stg}	Storage Temperature		-55	150	°C
T _J	Junction Temperature		-	150	°C
I _S	Continuous-Source Current	T _C = 25 °C	-	35	A
R _{θJA} ^{**}	Thermal Resistance- Junction to Ambient		-	50	°C/W
R _{θJC} ^{**}	Thermal Resistance- Junction to Case		-	2.5	

Notes :

* Pulse width ≤ 300 μs, duty cycle ≤ 2 %

** Mounted on Large Heat Sink

*** limited by bonding wire

4. Marking Information

Product Name	Marking
UD2050CQ	2050 YWWXXX YWWXXX : Date Code

5. Ordering Code

Product Name	Package	Reel Size	Tape width	Quantity	Note
UD2050CQ	DFN3*3			5000	

6. Electrical Characteristics ($T_A=25^\circ$ Unless Otherwise Noted)





Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _{DS} = 250 μA	20	-	-	V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	0.5	-	1.0	V
I _{DSS}	Drain Leakage Current	V _{DS} = 16 V, V _{GS} = 0 V	-	-	1	μA
I _{GSS}	Gate Leakage Current	V _{GS} = 0 V, V _{GS} = ± 10 V	-	-	±10	uA
R _{DS(ON)} ^a	On-State Resistance	V _{GS} = 4.5 V, I _{DS} = 20 A	-	5.1	5.5	m Ω
		V _{GS} = 2.5 V, I _{DS} =10 A	-	7.1	7.8	
Diode Characteristics						
V _{SD} ^a	Diode Forward Voltage	I _{SD} = 20 A, V _{GS} = 0 V	-	-	1.2	V
t _{rr}	Reverse Recovery Time	I _{DS} = 20 A, V _{GS} = 0 V dI _{SD} /dt = 100 A/μs	-	23.8	-	nS
Q _{rr}	Reverse Recovery Charge		-	7	-	nC
Dynamic Characteristics ^b						
C _{iss}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 10 V Frequency = 1 MHz	-	1193	-	pF
C _{oss}	Output Capacitance		-	186	-	
C _{rss}	Reverse Transfer Capacitance		-	174	-	
t _{d(on)}	Turn-on Delay Time	V _{DS} = 10 V, V _{GEN} = 4.5 V, R _G = 4.5 Ω, R _L = 0.5 Ω, I _{DS} = 20 A	-	12.6	-	nS
t _r	Turn-on Rise Time		-	99.8	-	
t _{d(off)}	Turn-off Delay Time		-	39.6	-	
t _f	Turn-off Fall Time		-	96.8	-	
Gate Charge Characteristics ^b						
Q _g	Total Gate Charge	V _{DS} = 10 V, V _{GS} = 4.5 V, I _{DS} = 20 A	-	16	-	nC
Q _{gs}	Gate-Source Charge		-	3.7	-	
Q _{gd}	Gate-Drain Charge		-	5.6	-	

Notes :





a : Pulse test ; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$

b : Guaranteed by design, not subject to production testing





7. Typical Characteristics




7. Typical Characteristics (cont.)



7. Typical Characteristics (cont.)



8. Package Dimensions



Symbol	Min	Typ	Max
A	0.70	0.75	0.80
B	0.27	0.32	0.37
C	0.153	0.203	0.253
D	2.90	3.00	3.10
E	2.90	3.00	3.10
e	0.60	0.65	0.70
F	0.25	0.30	0.35
H	0.89	0.99	1.09
H1	0.42	0.52	0.62
H2	0.25	0.35	0.45
H3	0.15	0.25	0.35
H4	0.15	0.25	0.35
L	2.30	2.40	2.50